Author:
Roberts Michaelraj Kingston,Jayabalan Ramesh
Publisher
Zhejiang University Press
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing
Reference18 articles.
1. Chandrasetty, V.A., Aziz, S.M., 2011. FPGA implementation of a LDPC decoder using a reduced complexity message passing algorithm. J. Netw., 6(1):36–45. [doi:10.4304/jnw.6.1.36-45]
2. Chung, S.Y., Forney, G.D., Richardson, T.J., et al., 2001. On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit. IEEE Commun. Lett., 5(2):58–60. [doi:10.1109/4234.905935]
3. Fossorier, M.P.C., Mihaljevic, M., Imai, H., 1999. Reduced complexity iterative decoding of low-density parity check codes based on belief propagation. IEEE Trans. Commun., 47(5):673–680. [doi:10.1109/26.768759]
4. Gallager, R.G., 1962. Low-density parity-check codes. IRE Trans. Inform. Theory, 8(1):21–28. [doi:10.1109/TIT.1962.1057683]
5. Goupil, A., Colas, M., Gelle, G., et al., 2007. FFT-based BP decoding of general LDPC codes over Abelian groups. IEEE Trans. Commun., 55(4):644–649. [doi:10.1109/TCOMM.2007.894089]
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献