Physics-based Computational Optimization in Dopingless Vertical Nanowire TFET using Triple Metal Gate Architecture
-
Published:2025-06
Issue:6
Volume:59
Page:521-531
-
ISSN:1063-7826
-
Container-title:Semiconductors
-
language:en
-
Short-container-title:Semiconductors
Author:
Bhardwaj AnjanaORCID, Das AmitORCID, Roy Swarnima, Khushboo , Aman Abhishek, Raj Geetanjali
Publisher
Pleiades Publishing Ltd
Reference38 articles.
1. J. Yang, J. He, F. Liu, L. Zhang, F. Liu, X. Zhang, and M. Chan, IEEE Trans. Electron Devices 55, 2898 (2008). https://doi.org/10.1109/ted.2008.2005184 2. K. R. Kim, D. H. Kim, K.-W. Song, G. Baek, H. H. Kim, J. I. Huh, J. D. Lee, and B.-G. Park, IEEE Electron Device Lett. 25, 439 (2004). https://doi.org/10.1109/LED.2004.829668 3. D. Kalra, M. Kumar, A. Chaturvedi, and A. Kumar, in 2015 Communication, Control and Intelligent Systems (CCIS), Mathura, India,
2015 (IEEE, 2015), p. 390. https://doi.org/10.1109/ccintels.2015.7437946 4. M. Pattanaik, B. Raj, Sh. Sharma, and A. Kumar, Adv. Mater. Res. (Durnten-Zurich, Switz.) 548, 885 (2012). https://doi.org/10.4028/www.scientific.net/AMR.548.885 5. S. Maisurah, W. S. Kin, F. Kung, and S. J. Hui, in 2007 International Symposium on Integrated Circuits, Singapore,
2007 (IEEE, 2007), p. 100. https://doi.org/10.1109/ISICIR.2007.4441806
|
|