Abstract
AbstractUsing accurate dissipative DFT-NEGF atomistic-simulation techniques within the Wannier-Function formalism, we give a fresh look at the possibility of sub-10-nm scaling for high-performance complementary metal oxide semiconductor (CMOS) applications. We show that a combination of good electrostatic control together with high mobility is paramount to meet the stringent roadmap targets. Such requirements typically play against each other at sub-10-nm gate length for MOS transistors made of conventional semiconductor materials like Si, Ge, or III–V and dimensional scaling is expected to end ~12 nm gate-length (pitch of 40 nm). We demonstrate that using alternative 2D channel materials, such as the less-explored HfS2 or ZrS2, high-drive current down to ~6 nm is, however, achievable. We also propose a dynamically doped field-effect transistor concept, that scales better than its MOSFET counterpart. Used in combination with a high-mobility material such as HfS2, it allows for keeping the stringent high-performance CMOS on current and competitive energy-delay performance, when scaling down to virtually 0 nm gate length using a single-gate architecture and an ultra-compact design (pitch of 22 nm). The dynamically doped field-effect transistor further addresses the grand-challenge of doping in ultra-scaled devices and 2D materials in particular.
Publisher
Springer Science and Business Media LLC
Subject
Mechanical Engineering,Mechanics of Materials,Condensed Matter Physics,General Materials Science,General Chemistry
Reference55 articles.
1. Kuhn, K. J. Considerations for ultimate CMOS scaling. IEEE Trans. Electron Devices 59, 1813–1828 (2012).
2. Lu, W.-Y. & Taur, Y. On the scaling limit of ultrathin SOI MOSFETs. IEEE Trans. Electron Devices 53, 1137–1141 (2006).
3. van Dal, M. J. H., et al. Demonstration of scaled Ge p-channel FinFETs integrated on Si. Int. Electron Devices Meeting (IEDM), 521–524 (2012).
4. Colinge, J.-P. et al. Nanowire transistors without junctions. Nat. Nanotechnol. 5, 225–229 (2010).
5. Vasen, T. et al. InAs Nanowire GAA n-MOSFETs with 12–15 nm Diameter. IEEE 2016 Symposium on VLSI Technology (VLSIT), 1–2 (2016). https://doi.org/10.1109/VLSIT.2016.7573417.
Cited by
40 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献