1. Research challenges for on-chip interconnection networks;Owens;IEEE Micro,2007
2. Kumar, S., Jantsch, A., Soininen, J.P., Forsell, M., Millberg, M., Oberg, J., Tiensyrja, K., and Hemani, A. (2002, January 25–26). A network on chip architecture and design methodology. Proceedings of the IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design, ISVLSI 2002, Pittsburgh, PA, USA.
3. Tosun, S., Ozturk, O., and Ozen, M. (2009, January 14–16). An ILP formulation for application mapping onto network-on-chips. Proceedings of the 2009 International Conference on Application of Information and Communication Technologies, Baku, Azerbaijan.
4. Review of mesh topology of NoC architecture using source routing algorithms;Ingle;Int. J. Comput. Appl.,2013
5. Contention-aware energy management scheme for NoC-based multicore real-time systems;Han;IEEE Trans. Parallel Distrib. Syst.,2014