hAP: A Spatial-von Neumann Heterogeneous Automata Processor with Optimized Resource and IO Overhead on FPGA-Reference-Cited by-同舟云学术

hAP: A Spatial-von Neumann Heterogeneous Automata Processor with Optimized Resource and IO Overhead on FPGA

Published:2023-02-12 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays
language:
Short-container-title:

Author:

Wang Xuan¹^ORCID,Gong Lei¹^ORCID,Cao Jing¹^ORCID,Lou Wenqi¹^ORCID,Wang Weiya²^ORCID,Wang Chao¹^ORCID,Zhou Xuehai¹^ORCID

Affiliation:

1. University of Science and Technology of China, Hefei, China

2. Boston University, Boston, MA, USA

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3543622.3573190

Reference61 articles.

1. THE ABSTRACT THEORY OF AUTOMATA

2. A Survey on Regular Expression Matching for Deep Packet Inspection: Applications, Algorithms, and Hardware Platforms

3. Entity resolution acceleration using the automata processor

4. Frequent subtree mining on the automata processor

5. Ke Wang , Yanjun Qi , Jeffrey J. Fox , Mircea R. Stan , and Kevin Skadron . 2015 . Association Rule Mining with the Micron Automata Processor. In 2015 IEEE International Parallel and Distributed Processing Symposium, IPDPS 2015 , Hyderabad, India, May 25--29 , 2015. IEEE Computer Society, 689--699. https://doi.org/10.1109/IPDPS.2015.101 10.1109/IPDPS.2015.101 Ke Wang, Yanjun Qi, Jeffrey J. Fox, Mircea R. Stan, and Kevin Skadron. 2015. Association Rule Mining with the Micron Automata Processor. In 2015 IEEE International Parallel and Distributed Processing Symposium, IPDPS 2015, Hyderabad, India, May 25--29, 2015. IEEE Computer Society, 689--699. https://doi.org/10.1109/IPDPS.2015.101

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Enhancing Graph Random Walk Acceleration via Efficient Dataflow and Hybrid Memory Architecture;IEEE Transactions on Computers;2024-03

2. Realtime Malicious Traffic Detection Targeted for TCP Out-of-Order Packets Based on FPGA;IEEE Access;2023