1. S. Agarwal S.J. Plimpton D.R. Hughart et al. 2016. Resistive memory device requirements for a neural algorithm accelerator. In IJCNN. 929--938.
2. T. Balyo, N. Froleyks, M.J.H. Heule, et al. 2020. Proceedings of SAT Competition 2020 : Solver and Benchmark Descriptions. http://hdl.handle.net/10138/318450
3. T. Balyo, M.J.H. Heule, and M. Järvisalo. 2017. Proceedings of SAT Competition 2017 : Solver and Benchmark Descriptions. http://hdl.handle.net/10138/224324
4. aCortex: An Energy-Efficient Multipurpose Mixed-Signal Inference Accelerator;Bavandpour M.;IEEE JXCDC,2020
5. V. Betz and J. Rose. 1997. VPR: a new packing, placement and routing tool for FPGA research. Lecture Notes in Computer Science, Vol. 1304. Springer Berlin Heidelberg, Berlin, Heidelberg, 213--222.