Author:
Yang Yu,Bender Hugo,Arstila Kai,Swinnen Bart,Verlinden Bert,Wolf Ingrid De
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference6 articles.
1. 3D integration by Cu–Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10μm pitch through-Si vias;Swinnen;IEDM,2006
2. A 3D stacked memory integrated on a logic device using SMAFTI technology;Kurita;ECTC,2007
3. Fabrication of high aspect ratio 35m pitch through-wafer copper interconnects by electroplating for 3-D wafer stacking;Dixit;Electrochem Solid-State Lett,2006
4. Reliability studies of a through via silicon stacked module for 3D microsystem packaging;Yoon;ECTC,2006
5. Mechanical effects of copper through-vias in a 3D die-stacked module;Tanaka;ECTC,2002
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献