1. Maes H, Van Houdt J. Silicon scaling and its consequences for memory technology. In: Proc NVSM Workshop (Keynote presentation), 2003. p. 7–11.
2. Semiconductor Industry Association (SIA): International Technology Roadmap for Semiconductors (ITRS), online at http://public.itrs.net, ed. 2003.
3. Analytical model for failure rate prediction due to anomalous charge loss of Flash memories;Degraeve;IEDM Tech Dig,2001
4. VARIOT: A novel multilayer tunnel barrier concept for low-voltage nonvolatile memory devices;Govoreanu;IEEE El Dev Lett,2003
5. What we have learned on Flash memory reliability in the last ten years;Cappelletti;IEDM Tech Dig,2004