Viable strategy to minimize trap states of patterned oxide thin films for both exceptional electrical performance and uniformity in sol–gel processed transistors