Author:
Mishra Abhishek,Jha Kamal Kishor,Pattanaik Manisha
Reference28 articles.
1. Thermal runaway in integrated circuits;Vassighi;IEEE Trans. Device Mater. Reliab.,2006
2. Low-voltage tunnel transistors for beyond cmos logic;Seabaugh;Proc. IEEE,2010
3. Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor;Jhaveri;IEEE Trans. Electron Devices,2011
4. L. De Michielis, L. Lattanzio, P. Palestri, L. Selmi, A. Ionescu, Tunnel-fet architecture with improved performance due to enhanced gate modulation of the tunneling barrier, in: 69th Annual Device Research Conference (DRC), 2011, pp. 111–112.
5. A tunnel fet for scaling below 0.6V with a cmos-comparable performance;Asra;IEEE Trans. Electron Devices,2011
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献