Author:
Jiménez-Fernández Pablo,Rodríguez-Pérez Alberto,Prefasi Enrique,Sierra Francisco,del Río Rocío,Guerra Óscar
Reference20 articles.
1. Multi-gigabit transceivers for optical data communications from the standardization perspective;Rodríguez-Pérez;IEEE Trans. Circuits Syst. II: Exp. Briefs,2021
2. Charge-pump phase-lock loops;Gardner;IEEE Trans. Commun.,1980
3. R.B. Staszewski, State-of-the-art and future directions of high-performance all-digital frequency synthesis in nanometer CMOS, in: Proc. of 2010 IEEE Intl. Symp. on Circuits and Syst, Paris, France, 2010, pp. 229–232.
4. 6.0 GHz CMOS PLL with low phase noise and -68 dBc reference spur;Li;Int. J. Electron. Commun. (AEÜ),2018
5. A fast locking and low jitter hybrid ADPLL architecture with bang bang PFD and PVT calibrated flash TDC;Sahani;Int. J. Electron. Commun. (AEÜ),2020