1. Dennard RH, Gaensslen FH, Yu HN, Rideout VL, Bassous E, Lebanc AR. Design of ion‐implanted MOSFET’s with very small physical dimensions. Proceedings of the IEEE. 1999;87:668-678
2. Moore GE. Progress in digital integrated electronics. IEDM Technical Digest. 1975;11-13
3. Sukegawa K, Yamaji M, Yoshie K, Furumochi K, Maruyama T, Morioka H, et al. High‐performance 80‐nm gate length SOI‐CMOS technology with copper and very‐low‐k interconnects. Symposium on VLSI Technology, Digest of Technical Papers. 2000;186-189
4. Chau R, Kavalieros J, Roberds B, Schenker R, Lionberger D, Barlage D, et al. 30 nm physical gate length CMOS transistors with 1.0 ps n‐MOS and 1.7 ps p‐MOS gate delays. IEDM Technical Digest. 2000;45-48
5. Huang XJ, Lee WC, Kuo C, Hisamoto D, Chang LL, Kedzierski J, et al. Sub‐50 nm p‐channel FinFET. IEEE Transactions on Electron Devices. 2001;48:880-886