1. Amar Babu, Y., Prasad, G.M.V.: Implementing a next-generation design: 3D-IC design. Int. J. Electron. Eng. Res. (IJEER) 3(3), 343–349 (2011)
2. Amar Babu, Y., Prasad, G.M.V.: Design and implementation of area and power efficient network on chip on FPGA. Int. J. Electron. Eng. Res. (IJEER) (2014)
3. Amar Babu, Y., Prasad, G.M.V.: An area and power efficient on chip communication architectures for image encryption and decryption. Int. J. Res. Eng. Technol. (IJRET) 3(5) (2014)
4. Amar Babu, Y., Prasad, G.M.V.: Performance analysis and implementation of modified SDM based NoC for MPSoC on Spartan6 FPGA. Int. J. Res. Eng. Technol. (IJRTE) (2016)
5. Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. Computer 35(1), 70–78 (2002)