1. Andersson O et al (2013) Dual-VT 4kb sub-VT memories with <1 pW/bit leakage in 65 nm CMOS. In: European solid state circuits conference (ESSCIRC), Bucharest, pp 197–200
2. Andersson O, Mohammadi B, Meinerzhagen P, Rodrigues JN (2014) A 35fJ/bit-access sub-VT memory using a dual-bit area-optimized standard-cell in 65 nm CMOS. In: European solid state circuits conference (ESSCIRC), Venice Lido, pp 243–246
3. Benini L et al (2005) MPARM: exploring the multi-processor SoC design space with SystemC. J VLSI Sig Proc Syst (41):169–182
4. Bhavnagarwala A et al (2005) Fluctuation limits & scaling opportunities for CMOS SRAM cells. In: International electron devices meeting (IEDM), Washington, pp 659–662
5. CACTI 6.0. An integrated cache access time, cycle time, area, leakage, and dynamic power model for uniform and non-uniform cache architectures. http://www.cs.utah.edu/~rajeev/cacti6