1. Clifford Barney. Logic designers toss out the clock. Electronics Dec. 9, 1985, 42–45
2. J.A. Brzozowski and J.C. Ebergen. On the Delay-Sensitivity of Gate Networks. Computing Science Note 90/5, TU Eindhoven, 1990
3. T.J. Chaney and C.E. Molnar. Anomalous behavior of synchronizer and arbiter circuits. IEEE Transactions on Computers,Vol. C-22, 1973, 421–422
4. W. Chen, J.T. Udding, and T. Verhoeff. Networks of communicating processes and their (de)-composition in The Mathematics of Program Construction (J.L.A. van de Snepscheut, ed.). LNCS 375, Springer-Verlag, 1989, 174–176
5. J.C. Ebergen. Translating Programs into Delay-Insensitive Circuits. CWI Tract 56, CWI, Amsterdam, 1989